DIN SPEC 91480:2024-11 (E)

Benchmarking quantum computers with determined KPIs; Text in English

Inhalt

Seite

Foreword 4

Introduction 6

1 Scope 8

2 Normative references 8

3 Terms and definitions 8
3.1 Background 8
3.2 Quantum physics background 9
3.3 Quantum Information 11
3.4 Quantum processing 13
3.5 Quantum programming 16

4 Symbols 17

5 Benchmarking methodology 19
5.1 Assessment criteria 19
5.1.1 General 19
5.1.2 Relevance 20
5.1.3 Reproducibility 20
5.1.4 Fairness 20
5.1.5 Verifiability 20
5.1.6 Scalability 21
5.1.7 Usability 21
5.2 Benchmarking Setup 22
5.3 Categorization 23

6 Benchmarking Frameworks 24
6.1 Volumetric Benchmarking 24
6.2 Mirror Benchmarking 26

7 High-Level Benchmarks 27
7.1 Application Benchmarks 27
7.1.1 Q-score 27
7.1.2 Algorithmic Qubit Benchmark 29
7.1.3 Variational Quantum Eigensolver (VQE) 30
7.1.4 Generative Quantum Machine Learning 32
7.1.5 Quantum phase estimation 33
7.1.6 Linear Systems of Equations 34
7.2 Algorithmic Building Blocks 36
7.2.1 General 36
7.2.2 Distribution Initialization 36
7.2.3 Quantum Fourier Transform 37
7.2.4 Grover Diffusion Operator 38
7.2.5 Multiqubit-Operators for Error Correction 38
7.2.6 Multiqubit-Operators for Quantum Optimization 39
7.2.7 Post-circuit/Pre-measurement basis transformation 40
7.2.8 Mid-circuit measurement 41
7.2.9 Multi-Controlled X Gates 41

8 Low-level benchmarks 42

8.1 Randomized Benchmarking (gate error characterization): 42
8.2 Coherence time characterization 45
8.3 Entanglement Characterization 46
9 Outlook: Paving the way to standardized KPIs for quantum computing benchmarking 47
Bibliography 48

Figures

Figure 1 — An overview of various hardware and software parameters that influence the outcome of a computation that is performed on a QPU [1] 21
Figure 2 — General Setup for Benchmarking a System under Test (SUT) 22
Figure 3 — Volumetric benchmarking graph for a fictional benchmark scenario. 25
Figure 4 — Schematic of a mirror circuit for a benchmark circuit U. 26
Figure 5 — The general quantum circuit for a QFT on n input states. The circuit needs to be compiled to the native universal gate set of the target QPU first. 38
Figure 6 — Visualization of the surface code layout 39
Figure 7 — Basis transformations for measuring in different Pauli-bases 40
Figure 8 — Standard decomposition of a Toffoli gate to the gateset {H,T,CNOT} 42
Figure 9 — 2-Qubit Randomized Benchmarking Sequence of length n with randomly sampled gates C_1 to C_n and the inversion instruction before measurement. 42
Figure 10 — Interleaved Randomized Benchmarking Sequence of length n with interleaved gates G. 43
Figure 11 — Experiment design for SRB on two subsets of qubits. 44
Figure 12 — Experiment design for an RBS in the Mirror Randomized Benchmarking Framework 44
Figure 13 — Circuit for measuring T_1 45
Figure 14 — Circuit for measuring T_2 (Hahn-echo experiment) 45
Figure 15 — Circuit for measuring T_2* (Ramsey-experiment) 45