

DIN EN 16603-50-14:2014-12 (E)

Space engineering - Spacecraft discrete interfaces; English version EN 16603-50-14:2014

Contents	Page
Foreword	6
1 Scope	7
2 Normative references	8
3 Terms, definitions and abbreviated terms	9
3.1 Terms from other standards.....	9
3.2 Terms specific to the present standard	9
3.3 Abbreviated terms.....	10
3.4 Conventions.....	11
3.4.1 Bit numbering convention.....	11
3.4.2 Timing diagram conventions	11
3.4.3 Signal and signal event naming convention	12
3.4.4 Signal timing and measurement references	13
4 General	14
4.1 Introduction.....	14
4.2 Architectural concepts	14
4.2.1 Overview	14
4.2.2 General failure tolerance	15
4.2.3 Interface control during power cycling	16
4.2.4 Cross-strapping.....	17
4.2.5 Harness cross-strapping	18
4.2.6 Cable capacitance.....	21
5 Analogue signal interfaces	22
5.1 Overview	22
5.2 Analogue signal monitor (ASM) interface.....	22
5.2.1 General.....	22
5.2.2 Analogue signal monitor interface	24
5.3 Temperature sensors monitor (TSM) interface.....	26
5.3.1 Overview	26
5.3.2 TSM acquisition layout	27
5.3.3 TSM acquisition resolution	27
5.3.4 TSM wire configuration	27

5.3.5	TSM electrical characteristics.....	28
6	Bi-level discrete input interfaces	36
6.1	Bi-level discrete monitor (BDM) interface.....	36
6.1.1	Overview.....	36
6.1.2	Bi-level discrete monitor interface	36
6.2	Bi-level switch monitor (BSM) interface.....	38
6.2.1	General principles	38
6.2.2	Bi-level switch monitor interface.....	39
7	Pulsed command interfaces.....	41
7.1	High power command (HPC) interfaces.....	41
7.1.1	General principles	41
7.1.2	High power command interface.....	41
7.1.3	Low voltage high power command (LV-HPC) electrical characteristics	42
7.1.4	High voltage high power command (HV-HPC) electrical characteristics	44
7.1.5	High current high power command (HC-HPC) electrical characteristics	45
7.1.6	Wiring type.....	46
7.1.7	High power command interface arrangement.....	46
7.2	Low power command (LPC) interface	47
7.2.1	General.....	47
7.2.2	Low power command interface	47
7.2.3	LPC electrical characteristics	48
7.2.4	Wiring type.....	49
7.2.5	Interface arrangement.....	49
8	Serial digital interfaces	50
8.1	Foreword	50
8.2	General principles of serial digital interfaces	50
8.2.1	Overview.....	50
8.2.2	General requirements	51
8.3	16-bit input serial digital (ISD) interface	52
8.3.1	16-bit input serial digital interface description	52
8.3.2	Signals skew.....	52
8.3.3	ISD interface timing specification	52
8.3.4	16-bit input serial digital interface: signal description.....	55
8.4	16-bit output serial digital (OSD) interface description	57
8.4.1	16-bit output serial digital interface description.....	57

8.4.2	Signals skew	57
8.4.3	OSD interface timing specification.....	58
8.4.4	16-bit output serial digital interface signal description.....	59
8.5	16-bit bi-directional serial digital (BSD) interface description.....	61
8.6	Serial digital interface electrical circuits description.....	62
8.7	Balanced differential serial digital interface signals	63
8.7.1	Balanced differential serial digital interface - GATE_WRITE circuits	63
8.7.2	Balanced differential serial digital interface - DATA_CLK_OUT circuits.....	63
8.7.3	Balanced differential serial digital interface - DATA_OUT circuits.....	63
8.7.4	Balanced differential serial digital interface - DATA_IN circuits	64
8.7.5	Balanced differential serial digital interface - GATE_READ circuits	64
8.8	Serial digital interface circuit electrical characteristics.....	64
8.8.1	Introduction	64
8.8.2	Provisions	64

Annex A (informative) Tailoring guidelines.....68

Bibliography.....69

Figures

Figure 3-1:	Bit numbering convention	11
Figure 3-2:	Timing diagram conventions.....	12
Figure 3-3:	Signal timing and measurement references.....	13
Figure 4-1:	Architectural context of interfaces defined in this standard	15
Figure 4-2:	General scheme of redundant unit's cross-strapping.....	17
Figure 4-3:	Example scheme for Single source – Dual receiver cross-strapping	19
Figure 4-4:	Example scheme for Dual source – Single receiver cross-strapping	20
Figure 4-5:	Cable capacitance definitions.....	21
Figure 5-1:	Analogue signal monitor (single ended source) interface arrangement.....	26
Figure 5-2:	Analogue signal monitor (differential source) interface arrangement	26
Figure 5-3:	TSM1 reference model.....	29
Figure 5-4:	Requirement for $\Delta R_{th}/R_{th}$ as a function of R_{NORM} and R_{th} . $\Delta x = \pm 0,01$	29
Figure 5-5:	TSM1 interface arrangement.....	31
Figure 5-6:	TSM2 interface arrangement.....	33
Figure 5-7:	Example TSM1 and 4K3A354 thermistor.....	34
Figure 5-8:	Example TSM1 and YSI44907 thermistor.....	34
Figure 5-9:	Example TSM2 and PT1000 thermistor.....	35
Figure 6-1:	BDM Interface configuration	38

Figure 6-2: Switch status circuit interface arrangement	40
Figure 7-1: HPC interface arrangement.....	46
Figure 7-2: LPC active signal output voltage vs. load current	48
Figure 7-3: LPC-P and LPC-S interface arrangement.....	49
Figure 8-1: 16-bit input serial digital (ISD) interface signal arrangement.....	52
Figure 8-2: 16-bit input serial digital (ISD) interface	53
Figure 8-3: 16-bit output serial digital (OSD) interface signal arrangement.....	57
Figure 8-4: 16-bit output serial digital (OSD) interface	58
Figure 8-5: 16-bit bi-directional serial digital interface signal arrangement.....	62
Figure 8-6: Balanced differential circuits for serial digital interfaces.....	63
Figure 8-7: Example of serial digital interface arrangement	65
Figure 8-8: Threshold levels for ECSS-E-50-14 differential circuits	67

Tables

Table 5-1: Analogue signal monitor source circuit characteristics.....	24
Table 5-2 Analogue signal receiver circuit characteristics.....	25
Table 5-3: TSM1 source circuit characteristics	29
Table 5-4: TSM1 receiver circuit characteristics	30
Table 5-5: TSM2 source characteristics	32
Table 5-6: TSM2 receiver characteristics	32
Table 6-1: BDM source characteristics	37
Table 6-2: BDM receiver characteristics	37
Table 6-3: Switch source characteristics	39
Table 6-4: Switch receiver characteristics.....	40
Table 7-1: LV-HPC source characteristics	43
Table 7-2: LV-HPC receiver characteristics	43
Table 7-3: HV-HPC source characteristics	44
Table 7-4: HV-HPC receiver characteristics	45
Table 7-5: HC-HPC source characteristics	45
Table 7-6: HC-HPC receiver characteristics	46
Table 7-7: LPC source characteristics.....	48
Table 7-8: LPC receiver characteristics.....	49
Table 8-1: 16-bit input serial digital (ISD) interface characteristics.....	54
Table 8-2: t_b values.....	56
Table 8-3: 16-bit output serial digital (OSD) interface characteristics.....	59
Table 8-4: Serial digital interface electrical characteristics	66