ISO 21806-11:2021 (E)

Road vehicles — Media Oriented Systems Transport (MOST) — Part 11: 150-Mbit/s coaxial physical layer conformance test plan

Contents

	Fore	eword				
	Introduction					
1	Sco	Scope				
2	Nor	Normative references				
_	_					
3	lern	ns and definitions				
4	Symbols and abbreviated terms					
	4.1 4.2	Symbols Abbreviated terms				
5	Con	ventions				
6	Operating conditions and measurement tools, requested accuracy					
	6.1 6.2	Operating conditions Apparatus — Measurement tools, requested accuracy				
7	Elec	trical characteristics				
	7.1 7.2	Test according to LVDS Test according to LVTTL				
8	Coa	xial characteristics				
	8.1	High/low detection at SP2				
	8.2	Transition times at SP2				
	8.3	Steady state amplitude at SP2				
	8.4	Attenuation of coaxial interconnect				
	8.4.1	General				
	8.4.2	Coefficient values based on attenuation measurements				
	8.4.3	Fitting of corridor				
	8.4.4	Attenuation test set-up				
	8.4.5	Test procedure				
	8.4.5.1	General				
	8.4.5.2	Data acquisition				
	8.4.5.3	Data fitting				
	8.4.5.4	Attenuation conformance				
	8.4.5.5	Impact of attenuation on data signal				
	8.5	RL of connectors and couplers				
	8.6	Characteristic impedance of coaxial cable				
	8.7	RL of coaxial interconnect				
	8.8	RL of PCB interfaces				
	8.9	Stimulus creation for SP3				
	8.9.1	General				
	8.9.2	Pattern generator				
	8.9.3	Arbitrary signal generator				
	8.9.4	Attenuator				
	8.9.5 8 9 6	Cable or analogue representation				
	8.9.6 8.9.7	Noise generator Creating a stimulus for SP3 for simpley applications				
	8.9. <i>1</i> 8.9.8	Creating a stimulus for SP3 for simplex applications Creating a stimulus for SP3 for duplex applications				
	0.5.0	Organisa a Juliuluj ivi vi v IVI UUDIEA ADDIILAUVIIJ				

9	Measurement of phase variation				
	9.1	General			
	9.2	Measuring alignment jitter			
	9.3	Measuring transferred jitter			
10	Test	Fest set-ups			
	10.1	General			
	10.2	Graphical symbols and descriptions			
	10.2.1	Pattern generator SP1			
	10.2.2	SP3 stimulus			
	10.2.3	Standalone simplex ECport under test			
	10.2.4	Integrated simplex ECport under test			
	10.2.5	Standalone simplex CEport under test			
	10.2.6	Integrated simplex CEport under test			
	10.2.7	Duplex ECport under test			
	10.2.8	Duplex CEport under test			
	10.3	Set-ups for dual simplex			
10.3.1		General			
	10.3.2	SP2 signal quality measurement for simplex			
	10.3.3	SP4 jitter measurement (AJ and TJ) for simplex			
	10.4	Set-ups for duplex			
	10.4.1	General			
	10.4.2	Directional couplers			
	10.4.3	SP2 signal quality measurement for duplex			
	10.4.4	SP4 jitter measurement (AJ and TJ) for duplex			
11	Powe	er-on and power-off			
	11.1	General			
	11.2	Measuring ECC parameters			
	11.2.1	Measuring ECC parameters – Test set-up			
	11.2.2	Measuring ECC parameters – Signal charts			
	11.2.3	Measuring ECC parameters – Test sequences			
	11.2.3.1	ECC test sequence #1 – off-state to on-state by SP1 signal			
	11.2.3.2	ECC test sequence #2 – off-state to on-state by SP1 signal			
	11.2.3.3	ECC test sequence #3 - on-state to off-state by SP1 signal			
	11.2.3.4	ECC test sequence #4 - off-state to on-state by SP1 signal			
	11.2.3.5	ECC test sequence #5 - on-state to off-state by SP1 signal			
	11.2.3.6	ECC test sequence #6 - off-state to on-state by /RST signal			
	11.2.3.7	ECC test sequence #7 - on-state to off-state by /RST signal			
	11.3	Measuring CEC parameters			
	11.3.1	Measuring CEC parameters – Test set-up			
	11.3.2	Measuring CEC parameters – Signal charts			
	11.3.3	Measuring CEC parameters – Test sequences			
	11.3.3.1 11.3.3.2	General			
	11.3.3.2	CEC test sequence #1 – off-state to on-state CEC test sequence #2 – off-state to on-state			
	11.3.3.4	CEC test sequence #2 - off-state to off-state CEC test sequence #3 - off-state to on-state			
	11.3.3.5	CEC test sequence #4 - off-state to on-state			
	11.3.3.6	CEC test sequence #5 – on-state to off-state			
	11.3.3.7	CEC test sequence #6 – off-state to on-state			
	11.3.3.8	CEC test sequence #7 – on-state to off-state			
12		cting bit rate (frequency reference)			
40					
13	System performance				
	13.1 13.2	General SP4 receiver tolerance			
	13.2	TimingMaster delay tolerance			
14		formance tests of 150-Mbit/s coaxial physical layer			
	14.1 14.2	Location of interfaces Control signals			
	14.2 14.3	Limited access to specification points			
	14.3	Emmed access to specification points			

15	Limited		d physical layer conformance	
	15.1 15.2 15.3 15.4 15.5		Overview Test set-ups 1 and 2 Generating test signals for the IUT input section SP3 Analysis of test results Test flow overview	
	15.6 15.7 15.8 15.9	, 	Measurement of SP3 input signal of the IUT Measurement of SP2 output signal of the IUT Measurement of RL Functional test of wake-up and shutdown	
16		Direct	physical measuring accuracy	
17		Measu	rement of Port1 delay drift	
Annex	Α	(inforr	native) Limited physical layer conformance for development tools	
Annex	В	(norm	ative) SP3 stress conditions	
Annex	С	(norm	ative) Compensation set-up for MOST150 cPHY duplex	
	C.2. C.2. C.2. C.2.	1 2 2.1 2.2 2.3 3 3.1 3.2	General Compensation method for set-up related reflections General Scenario A – IUT as TimingSlave General Test operation Reflection compensation Scenario B – IUT as TimingMaster General Test operation Reflection compensation	
Annex	D	(inform	native) Test procedure for 2-port nodes	
D.1 D.2			Enhanced test set-ups for 2-port nodes Enhanced test flow for 2-port nodes	

14.4

Parameter overview

Page count: 84