

# ISO 26262-11:2018-12 (E)

## Road vehicles - Functional safety - Part 11: Guidelines on application of ISO 26262 to semiconductors

---

Contents	Page
<b>Foreword .....</b>	<b>v</b>
<b>Introduction .....</b>	<b>vi</b>
<b>1 Scope .....</b>	<b>1</b>
<b>2 Normative references .....</b>	<b>1</b>
<b>3 Terms and definitions .....</b>	<b>1</b>
<b>4 A semiconductor component and its partitioning .....</b>	<b>2</b>
<b>4.1 How to consider semiconductor components .....</b>	<b>2</b>
<b>4.1.1 Semiconductor component development .....</b>	<b>2</b>
<b>4.2 Dividing a semiconductor component in parts .....</b>	<b>2</b>
<b>4.3 About hardware faults, errors and failure modes .....</b>	<b>3</b>
<b>4.3.1 Fault models .....</b>	<b>3</b>
<b>4.3.2 Failure modes .....</b>	<b>4</b>
<b>4.3.3 The distribution of base failure rate across failure modes .....</b>	<b>4</b>
<b>4.4 About adapting a semiconductor component safety analysis to system level .....</b>	<b>5</b>
<b>4.5 Intellectual Property (IP) .....</b>	<b>6</b>
<b>4.5.1 About IP .....</b>	<b>6</b>
<b>4.5.2 Category and safety requirements for IP .....</b>	<b>7</b>
<b>4.5.3 IP lifecycle .....</b>	<b>9</b>
<b>4.5.4 Work products for IP .....</b>	<b>11</b>
<b>4.5.5 Integration of black-box IP .....</b>	<b>14</b>
<b>4.6 Base failure rate for semiconductors .....</b>	<b>15</b>
<b>4.6.1 General notes on base failure rate estimation .....</b>	<b>15</b>
<b>4.6.2 Permanent base failure rate calculation methods .....</b>	<b>20</b>
<b>4.7 Semiconductor dependent failure analysis .....</b>	<b>41</b>
<b>4.7.1 Introduction to DFA .....</b>	<b>41</b>
<b>4.7.2 Relationship between DFA and safety analysis .....</b>	<b>42</b>
<b>4.7.3 Dependent failure scenarios .....</b>	<b>42</b>
<b>4.7.4 Distinction between cascading failures and common cause failures .....</b>	<b>45</b>
<b>4.7.5 Dependent failure initiators and mitigation measures .....</b>	<b>45</b>
<b>4.7.6 DFA workflow .....</b>	<b>51</b>
<b>4.7.7 Examples of dependent failures analysis .....</b>	<b>54</b>
<b>4.7.8 Dependent failures between software element and hardware element .....</b>	<b>55</b>
<b>4.8 Fault injection .....</b>	<b>55</b>
<b>4.8.1 General .....</b>	<b>55</b>
<b>4.8.2 Characteristics or variables of fault injection .....</b>	<b>55</b>
<b>4.8.3 Fault injection results .....</b>	<b>57</b>
<b>4.9 Production and Operation .....</b>	<b>57</b>
<b>4.9.1 About Production .....</b>	<b>57</b>
<b>4.9.2 Production Work Products .....</b>	<b>58</b>
<b>4.9.3 About service (maintenance and repair), and decommissioning .....</b>	<b>58</b>
<b>4.10 Interfaces within distributed developments .....</b>	<b>58</b>
<b>4.11 Confirmation measures .....</b>	<b>59</b>
<b>4.12 Clarification on hardware integration and verification .....</b>	<b>59</b>
<b>5 Specific semiconductor technologies and use cases .....</b>	<b>60</b>
<b>5.1 Digital components and memories .....</b>	<b>60</b>

5.1.1	About digital components .....	60
5.1.2	Fault models of non-memory digital components .....	60
5.1.3	Detailed fault models of memories .....	61
5.1.4	Failure modes of digital components .....	62
5.1.5	Example of failure mode definitions for common digital blocks .....	62
5.1.6	Qualitative and quantitative analysis of digital component .....	66
5.1.7	Notes on quantitative analysis of digital components .....	67
5.1.8	Example of quantitative analysis .....	69
5.1.9	Example of techniques or measures to detect or avoid systematic failures during design of a digital component .....	70
5.1.10	Verification using fault injection simulation .....	74
5.1.11	Example of safety documentation for a digital component .....	75
5.1.12	Examples of safety mechanisms for digital components and memories .....	76
5.1.13	Overview of techniques for digital components and memories .....	77
5.2	Analogue/mixed signal components .....	80
5.2.1	About analogue and mixed signal components .....	80
5.2.2	Analogue and mixed signal components and failure modes .....	82
5.2.3	Notes about safety analysis .....	91
5.2.4	Examples of safety mechanisms .....	94
5.2.5	Avoidance of systematic faults during the development phase .....	97
5.2.6	Example of safety documentation for an analogue/mixed-signal component .....	100
5.3	Programmable logic devices .....	101
5.3.1	About programmable logic devices .....	101
5.3.2	Failure modes of PLD .....	105
5.3.3	Notes on safety analyses for PLDs .....	106
5.3.4	Examples of safety mechanisms for PLD .....	112
5.3.5	Avoidance of systematic faults for PLD .....	113
5.3.6	Example of safety documentation for a PLD .....	116
5.3.7	Example of safety analysis for PLD .....	116
5.4	Multi-core components .....	116
5.4.1	Types of multi-core components .....	116
5.5	Sensors and transducers .....	119
5.5.1	Terminology of sensors and transducers .....	119
5.5.2	Sensors and transducers failure modes .....	120
5.5.3	Safety analysis for sensors and transducers .....	125
5.5.4	Examples of safety measures for sensors and transducers .....	126
5.5.5	About avoidance of systematic faults for sensors and transducers .....	130
5.5.6	Example of safety documentation for sensors and transducers .....	131
<b>Annex A (informative)</b>	<b>Example on how to use digital failure modes for diagnostic coverage evaluation .....</b>	<b>132</b>
<b>Annex B (informative)</b>	<b>Examples of dependent failure analysis .....</b>	<b>136</b>
<b>Annex C (informative)</b>	<b>Examples of quantitative analysis for a digital component .....</b>	<b>150</b>
<b>Annex D (informative)</b>	<b>Examples of quantitative analysis for analogue component .....</b>	<b>155</b>
<b>Annex E (informative)</b>	<b>Examples of quantitative analysis for PLD component .....</b>	<b>169</b>
<b>Bibliography .....</b>		<b>175</b>