ISO/IEC 14776-261:2012-11 (E)

Information technology - Small Computer System Interface (SCSI) - Part 261: SAS Protocol Layer (SPL)

Contents

Page

FOREWORD ... 18
INTRODUCTION ... 20
General ... 20
SCSI standards family ... 21
1 Scope ... 23
2 Normative references ... 23
3 Terms, definitions, symbols, abbreviations, keywords, and conventions ... 25
3.1 Terms and definitions ... 25
3.2 Symbols and abbreviations ... 46
3.3 Keywords ... 48
3.4 Editorial conventions ... 49
3.5 Class diagram and object diagram conventions ... 51
3.6 State machine conventions ... 55
3.6.1 State machine conventions overview ... 55
3.6.2 Transitions ... 56
3.6.3 Messages, requests, indications, confirmations, responses, and event notifications ... 57
3.6.4 State machine counters, timers, and variables ... 57
3.6.5 State machine arguments ... 57
3.7 Bit and byte ordering ... 58
3.8 Notation for procedures and functions ... 58
4 General ... 60
4.1 Architecture ... 60
4.1.1 Architecture overview ... 60
4.1.2 Physical links and phys ... 61
4.1.3 Logical links ... 66
4.1.4 Ports (narrow ports and wide ports) ... 66
4.1.5 Application clients and device servers ... 69
4.1.6 SAS devices ... 70
4.1.7 Expander devices ... 71
4.1.8 Service delivery subsystem ... 72
4.1.9 Domains ... 73
4.1.10 Expander device topologies ... 75
4.1.11 Pathways ... 77
4.1.12 Connections ... 77
4.1.13 Broadcasts ... 79
4.2 Names and identifiers ... 81
4.2.1 Names and identifiers overview ... 81
4.2.2 NAA IEEE Registered format identifier ... 82
4.2.3 NAA Locally Assigned format identifier ... 83
4.2.4 SAS address ... 84
4.2.5 Hashed SAS addresses ... 84
4.2.6 Device names and expander device SAS addresses ... 84
4.2.7 Device name for SATA devices with world wide names ... 85
4.2.8 Port names ... 85
4.2.9 Port identifiers and SAS port SAS addresses ... 85
4.2.10 Phy identifiers ... 86

4.3 State machines 87
4.3.1 State machine overview 87
4.3.2 Transmit data path 88
4.3.3 Receive data path 93
4.3.4 State machines and SAS Device, SAS Port, and SAS Phy classes 96
4.4 Resets 98
4.4.1 Reset overview 98
4.4.2 Hard reset 100
4.5 I_T nexus loss 100
4.6 Expander device model 101
4.6.1 Expander device model overview 101
4.6.2 Expander ports 102
4.6.3 Expander connection manager (ECM) 103
4.6.4 Expander connection router (ECR) 103
4.6.5 Broadcast propagation processor (BPP) 104
4.6.6 Expander device interfaces 104
4.6.7 Expander device routing 111
4.6.8 Expander device reduced functionality 115
4.6.9 Broadcast (Expander) handling 116
4.7 Discover process 116
4.7.1 Discover process overview 116
4.7.2 Starting the discover process (Broadcast (Change) handling) 116
4.7.3 Discover process traversal 116
4.7.4 Discover process in a self-configuring expander device 118
4.7.5 Enabling multiplexing 119
4.8 Configuration subprocess 120
4.8.1 Configuration subprocess overview 120
4.8.2 Allowed expander device topologies 120
4.8.3 Externally configurable expander device route table optimization 121
4.8.4 Externally configurable expander device expander route index order 122
4.9 Zoning 128
4.9.1 Zoning overview 128
4.9.2 Zoning expander device requirements 132
4.9.3 Zoning operation 134
4.9.4 Zone phy information and link reset sequences 140
4.9.5 Broadcast processing in a zoning expander device with zoning enabled 142
4.9.6 Zone configuration 143
4.10 Phy power conditions 146
4.10.1 Low phy power conditions 146
4.10.2 SATA phy power conditions 148
4.11 SAS device and expander device power conditions 148
4.12 Phy test functions 149
4.12.1 Phy test functions overview 149
4.12.2 Transmit pattern phy test function 149
4.13 Phy events 150
5 Phy layer 155
5.1 Phy layer overview 155
5.2 8b10b coding 155
5.2.1 8b10b coding overview 155
5.2.2 8b10b coding notation conventions 155
5.3 Character encoding and decoding 156
5.3.1 Introduction 156
5.3.2 Bit transmission order 156
5.3.3 Character transmission order 156
5.3.4 Frame transmission order 156
5.3.5 Running disparity (RD) 157
5.3.6 Data characters 157

5.3.7 Control characters ... 163
5.3.8 Encoding characters in the transmitter ... 164
5.3.9 Decoding characters in the receiver ... 164
5.4 Dwords, primitives, data dwords, and invalid dwords ... 164
5.5 Bit order ... 165
5.6 Out of band (OOB) signals ... 166
5.6.1 OOB signals overview ... 166
5.6.2 SP Transmission of OOB signals ... 166
5.6.3 Receiver detection of OOB signals ... 167
5.6.4 SATA port selection signal ... 169
5.6.5 Phy power conditions ... 170
5.7 Phy reset sequences ... 170
5.7.1 Phy reset sequences overview ... 170
5.7.2 SATA phy reset sequence ... 171
5.7.3 SAS to SATA phy reset sequence ... 172
5.7.4 SAS to SAS phy reset sequence ... 174
5.7.5 Phy reset sequence after devices are attached ... 196
5.8 Phy power condition sequences ... 197
5.8.1 Transitioning from the active phy power condition to a low phy power condition ... 197
5.8.2 Transitioning from a low phy power condition to the active phy power condition ... 197
5.8.3 Events during low phy power condition ... 198
5.9 SP (phy layer) state machine ... 200
5.9.1 SP state machine overview ... 200
5.9.2 SP transmitter and receiver ... 202
5.9.3 OOB sequence states ... 204
5.9.4 SAS speed negotiation states ... 209
5.9.5 SAS phy power conditions states ... 219
5.9.6 SATA host emulation states ... 222
5.9.7 SATA port selector state SP25:SATA_PortSel ... 227
5.9.8 SATA spinup hold state SP26:SATA_SpinupHold ... 228
5.10 SP_DWS (phy layer dword synchronization) state machine ... 228
5.10.1 SP_DWS state machine overview ... 228
5.10.2 SP_DWS receiver ... 230
5.10.3 SP_DWS0:AcquireSync state ... 231
5.10.4 SP_DWS1:Valid1 state ... 231
5.10.5 SP_DWS2:Valid2 state ... 232
5.10.6 SP_DWS3:SyncAcquired state ... 232
5.10.7 SP_DWS4:Lost1 state ... 232
5.10.8 SP_DWS5:Lost1Recovered state ... 233
5.10.9 SP_DWS6:Lost2 state ... 233
5.10.10 SP_DWS7:Lost2Recovered state ... 234
5.10.11 SP_DWS8:Lost3 state ... 234
5.10.12 SP_DWS9:Lost3Recovered state ... 234
5.11 Multiplexing ... 235
5.12 Spinup ... 236
6 Link layer ... 237
6.1 Link layer overview ... 237
6.2 Primitives ... 237
6.2.1 Primitives overview ... 237
6.2.2 Primitive summary ... 238
6.2.3 Primitive encodings ... 243
6.2.4 Primitive sequences ... 248
6.2.5 Deletable primitives ... 252
6.2.6 Primitives not specific to type of connections ... 256

6.2.7 Primitives used only inside SSP and SMP connections 262
6.2.8 Primitives used only inside STP connections and on SATA physical links 263
6.3 Physical link rate tolerance management 264
6.3.1 Physical link rate tolerance management overview 264
6.3.2 Phys originating dwords 266
6.3.3 Expander phys forwarding dwords 266
6.4 Idle physical links 267
6.5 CRC 267
6.5.1 CRC overview 267
6.5.2 CRC generation 269
6.5.3 CRC checking 271
6.6 Scrambling 272
6.7 Bit order of CRC and scrambler 274
6.8 Address frames 277
6.8.1 Address frames overview 277
6.8.2 IDENTIFY address frame 279
6.8.3 OPEN address frame 282
6.9 Link reset sequence 285
6.9.1 Link reset sequence overview 285
6.9.2 Expander device handling of link reset sequences 288
6.10 SL_IR (link layer identification and hard reset) state machines 288
6.10.1 SL_IR state machines overview 288
6.10.2 SL_IR transmitter and receiver 290
6.10.3 SL_IR_TIR (transmit IDENTIFY or HARD_RESET) state machine 290
6.10.4 SL_IR_RIF (receive IDENTIFY address frame) state machine 292
6.10.5 SL_IR_IRC (identification and hard reset control) state machine 293
6.11 Entering a low phy power condition 294
6.12 SAS domain changes (Broadcast (Change) usage) 295
6.13 Connections 296
6.13.1 Connections overview 296
6.13.2 Opening a connection 296
6.13.3 Arbitration fairness 298
6.13.4 Arbitration inside an expander device 300
6.13.5 BREAK handling 304
6.13.6 Aborting a connection request 305
6.13.7 Closing a connection 307
6.13.8 Breaking a connection 308
6.14 Rate matching 309
6.15 SL (link layer for SAS logical phys) state machines 312
6.15.1 SL state machines overview 312
6.15.2 SL transmitter and receiver 315
6.15.3 SL_RA (receive OPEN address frame) state machine 317
6.15.4 SL_CC (connection control) state machine 317
6.16 XL (link layer for expander logical phys) state machine 330
6.16.1 XL state machine overview 330
6.16.2 XL transmitter and receiver 335
6.16.3 XL0:Idle state 336
6.16.4 XL1:Request_Path state 338
6.16.5 XL2:Request_Open state 340
6.16.6 XL3:Open_Confirm_Wait state 340
6.16.7 XL4:Open_Reject state 342
6.16.8 XL5:Forward_Open state 342
6.16.9 XL6:Open_Response_Wait state 343
6.16.10 XL7:Connected state 344

6.16.11 XL8:Close_Wait state 345
6.16.12 XL9:Break state 346
6.16.13 XL10:Break_Wait state 347
6.16.14 XL11:PS_Request state 347
6.16.15 XL12:PS_Quiet state 348
6.17 SSP link layer 349
6.17.1 Opening an SSP connection 349
6.17.2 Full duplex 349
6.17.3 SSP frame transmission and reception 350
6.17.4 SSP flow control 350
6.17.5 Interlocked frames 351
6.17.6 Breaking an SSP connection 353
6.17.7 Closing an SSP connection 353
6.17.8 SSP (link layer for SSP phys) state machines 354
6.18 STP link layer 365
6.18.1 STP frame transmission and reception 365
6.18.2 STP flow control 366
6.18.3 Continued primitive sequence 370
6.18.4 Affiliations 371
6.18.5 Opening an STP connection 373
6.18.6 Closing an STP connection 375
6.18.7 STP connection management examples 376
6.18.8 STP (link layer for STP phys) state machines 379
6.18.9 SMP target port support 379
6.19 SMP link layer 379
6.19.1 SMP frame transmission and reception 379
6.19.2 SMP flow control 379
6.19.3 Opening an SMP connection 379
6.19.4 Closing an SMP connection 380
6.19.5 SMP (link layer for SMP phys) state machines 380
7 Port layer 385
7.1 Port layer overview 385
7.2 PL (port layer) state machines 385
7.2.1 PL state machines overview 385
7.2.2 PL_OC (port layer overall control) state machine 387
7.2.3 PL_PM (port layer phy manager) state machine 398
8 Transport layer 409
8.1 Transport layer overview 409
8.2 SSP transport layer 410
8.2.1 SSP frame format 410
8.2.2 Information units 414
8.2.3 Sequences of SSP frames 424
8.2.4 SSP transport layer handling of link layer errors 427
8.2.5 SSP transport layer error handling summary 432
8.2.6 ST (transport layer for SSP ports) state machines 434
8.3 STP transport layer 470
8.3.1 Initial FIS 470
8.3.2 BIST Activate FIS 470
8.3.3 TT (transport layer for STP ports) state machines 470
8.4 SMP transport layer 471
8.4.1 SMP transport layer overview 471
8.4.2 SMP_REQUEST frame 472
8.4.3 SMP_RESPONSE frame 472
8.4.4 Sequence of SMP frames 473

8.4.5 MT (transport layer for SMP ports) state machines 473
9 Application layer 478
9.1 Application layer overview 478
9.2 SCSI application layer 478
9.2.1 SCSI transport protocol services 478
9.2.2 Application client error handling 490
9.2.3 Device server error handling 491
9.2.4 Task router and task manager error handling 492
9.2.5 SCSI transport protocol event notifications 492
9.2.6 SCSI commands 492
9.2.7 SCSI mode parameters 493
9.2.8 SCSI log parameters 504
9.2.9 SCSI diagnostic parameters 507
9.2.10 SCSI power conditions 514
9.2.11 SCSI vital product data (VPD) 523
9.3 ATA application layer 526
9.4 Management application layer 526
9.4.1 READY LED signal behavior 526
9.4.2 Management protocol services 527
9.4.3 SMP functions 528

Annex A (normative) Jitter tolerance patterns 641

Annex B (informative) SAS to SAS phy reset sequence examples 649

Annex C (informative) CRC 654

Annex D (informative) SAS address hashing 658

Annex E (informative) Scrambling 665

Annex F (informative) ATA architectural notes 669

Annex G (informative) Minimum deletable primitive insertion rate summary 672

Annex H (informative) Zone permission configuration descriptor examples 673

Annex I (informative) SAS addressing 676

Annex J (informative) Expander device handling of connections 677

Annex K (informative) Primitive encoding 698

Bibliography 701

Figure 1 — Organization of this standard 20
Figure 2 — SCSI document relationships 21
Figure 3 — ATA document relationships 21
Figure 4 — Classes in class diagrams 51
Figure 5 — Association relationships in class diagrams 52
Figure 6 — Aggregation relationships in class diagrams 53
Figure 7 — Generalization relationships in class diagrams 54
Figure 8 — Dependency relationships in class diagrams 54
Figure 9 — Objects in object diagrams 55
Figure 10 — State machine conventions 56
Figure 11 — SAS Domain class diagram 61
Figure 12 — Phy class diagram 63
Figure 13 — SAS phy object diagram 64
Figure 14 — Expander phy object diagram 65
Figure 15 — Ports (narrow ports and wide ports) 67
Figure 16 — Port class diagram 68
Figure 17 — Port object diagram 69
Figure 18 — SAS devices 71
Figure 19 — Expander device 72
Figure 20 — Domains 73
Figure 21 — SAS domain bridging to ATA domains 73
Figure 22 — SAS domains bridging to ATA domains with SATA port selectors 74
Figure 23 — Devices spanning SAS domains 75
Figure 24 — Single expander device topology example 75
Figure 25 — Multiple expander device topologies 76
Figure 26 — Potential pathways 77
Figure 27 — Multiple connections on wide ports 79
Figure 28 — State machines for SAS devices 87
Figure 29 — State machines for expander devices 88
Figure 30 — Transmit data path in a SAS phy 89
Figure 31 — SSP link, port, SSP transport, and SCSI application layer state machines 90
Figure 32 — SMP link, port, SMP transport, and management application layer state machines 91
Figure 33 — STP link, port, STP transport, and ATA application layer state machines 92
Figure 34 — Transmit data path and state machines in an expander phy 93
Figure 35 — Receive data path in a SAS phy 94
Figure 36 — Receive data path in an expander phy 95
Figure 37 — State machines and SAS Device classes 96
Figure 38 — State machines and Expander Device classes 97
Figure 39 — Reset terminology 99
Figure 40 — Expander device model 102
Figure 41 — Expander device interfaces 105
Figure 42 — Expander device interface detail 106
Figure 43 — Phy-based expander route table 114
Figure 44 — Expander-based expander route table 115
Figure 45 — Level-order traversal example 117
Figure 46 — Examples of invalid topologies 121
Figure 47 — Externally configurable expander device and table-to-table attachment 124
Figure 48 — Expander route index levels example 125
Figure 49 — Expander route index order example 127
Figure 50 — Zoning example 129
Figure 51 — One ZPSDS example 129
Figure 52 — Zone manager location examples 130
Figure 53 — Three ZPSDSes example 131
Figure 54 — Extending a ZPSDS example 133
Figure 55 — Overtaking a ZPSDS example 134
Figure 56 — Zoning expander route table 139
Figure 57 — SAS bit transmission logic 165
Figure 58 — SAS bit reception logic 166

Figure 59 — OOB signal transmission 167
Figure 60 — OOB signal detection 169
Figure 61 — SATA OOB sequence 171
Figure 62 — SATA speed negotiation sequence 172
Figure 63 — SAS to SATA OOB sequence 173
Figure 64 — SAS to SAS OOB sequence 175
Figure 65 — SNW-1, SNW-2, and Final-SNW 178
Figure 66 — SNW-3 180
Figure 67 — Train-SNW 185
Figure 68 — SAS speed negotiation sequence SNW flowchart 187
Figure 69 — SAS speed negotiation sequence (both phys SNW-1 through SNW-3) 189
Figure 70 — SAS speed negotiation sequence (phy A: SNW-1 through SNW-3, phy B: SNW-2 only) 190
Figure 71 — SAS speed negotiation sequence (phy A: SNW-3 only, phy B: SNW-1 only) 191
Figure 72 — SAS speed negotiation sequence - phy reset problem in Final-SNW 192
Figure 73 — SAS speed negotiation sequence - phy reset problem in SNW-3 193
Figure 74 — SAS speed negotiation sequence - phy reset problem in Train-SNW 194
Figure 75 — SAS speed negotiation sequence - multiple Train-SNWs 195
Figure 76 — Hot-plug and the phy reset sequence 197
Figure 77 — Transition to active phy power condition 198
Figure 78 — Hot plug and low phy power condition 199
Figure 79 — SP (phy layer) state machine - OOB sequence states 204
Figure 80 — SP (phy layer) state machine - SAS speed negotiation states 210
Figure 81 — SP (phy layer) state machine - SAS speed negotiation states for SNW-3 and Train-SNW 211
Figure 82 — SP (phy layer) state machine - SAS phy power condition states 220
Figure 83 — SP (phy layer) state machine - SATA host emulation states 223
Figure 84 — SP (phy layer) state machine – SATA port selector state 227
Figure 85 — SP (phy layer) state machine - SATA spinup hold state 228
Figure 86 — SP_DWS (phy layer dword synchronization) state machine 230
Figure 87 — Multiplexing disabled 235
Figure 88 — Multiplexing enabled 235
Figure 89 — Transmitting a repeated primitive sequence 249
Figure 90 — Receiving a repeated primitive sequence 249
Figure 91 — Extended primitive sequences 250
Figure 92 — Triple primitive sequences 251
Figure 93 — Redundant primitive sequences 252
Figure 94 — Elasticity buffer 265
Figure 95 — Address frame, SSP frame, and SMP frame CRC bit ordering 270
Figure 96 — STP frame CRC bit ordering 271
Figure 97 — Transmit path bit ordering 274
Figure 98 — Receive path bit ordering 275
Figure 99 — STP transmit path bit ordering 276
Figure 100 — STP receive path bit ordering 277
Figure 101 — Address frame transmission 277
Figure 102 — Identification sequence 286
Figure 103 — Hard reset sequence 287
Figure 104 — SL_IR (link layer identification and hard reset) state machines 289
Figure 105 — Transitioning from the active phy power condition to a low phy power condition 294
Figure 106 — Example simultaneous connection recommendations for wide ports 297
Figure 107 — Aborting a connection request with a BREAK primitive sequence 306
Figure 108 — Connection request timeout example 307
Figure 109 — Closing a connection example 308
Figure 110 — Rate matching example 311
Figure 111 — SL (link layer for SAS logical phys) state machines (part 1) 313
Figure 112 — SL (link layer for SAS logical phys) state machines (part 2) 314
Figure 113 — SL (link layer for SAS logical phys) state machines (part 3) 315
Figure 114 — XL (link layer for expander logical phys) state machine (part 1) 332
Figure 115 — XL (link layer for expander logical phys) state machine (part 2) 333
Figure 116 — XL (link layer for expander logical phys) state machine (part 3) 334

Figure 117 — SSP frame transmission 350
Figure 118 — Interlocked frames 352
Figure 119 — Non-interlocked frames with the same initiator port transfer tags 352
Figure 120 — Non-interlocked frames with different initiator port transfer tags 353
Figure 121 — Closing an SSP connection example 354
Figure 122 — SSP (link layer for SSP phys) state machines (part 1 - frame transmission) 356
Figure 123 — SSP (link layer for SSP phys) state machines (part 2 - frame reception) 357
Figure 124 — STP frame transmission 365
Figure 125 — STP flow control 369
Figure 126 — Transmitting a continued primitive sequence 371
Figure 127 — Receiving a continued primitive sequence 371
Figure 128 — Example simultaneous connection recommendations for an expander device 375
Figure 129 — STP initiator port opening an STP connection 377
Figure 130 — STP target port opening an STP connection 378
Figure 131 — SMP frame transmission 379
Figure 132 — SMP_IP (link layer for SMP initiator phys) state machine 381
Figure 133 — SMP_TP (link layer for SMP target phys) state machine 383
Figure 134 — Port layer examples 386
Figure 135 — PL_OC (port layer overall control) state machine 389
Figure 136 — PL_PM (port layer phy manager) state machine (part 1) 400
Figure 137 — PL_PM (port layer phy manager) state machine (part 2) 401
Figure 138 — Task management function sequence of SSP frames 424
Figure 139 — Non-data command sequence of SSP frames 425
Figure 140 — Write command sequence of SSP frames 425
Figure 141 — Read command sequence of SSP frames 426
Figure 142 — Bidirectional command sequence of SSP frames 427
Figure 143 — ST_I (transport layer for SSP initiator ports) state machines 436
Figure 144 — ST_T (transport layer for SSP target ports) state machines 452
Figure 145 — Sequence of SMP frames 473
Figure 146 — MT_IP (transport layer for SMP initiator ports) state machine 474
Figure 147 — MT_TP (transport layer for SMP target ports) state machine 476
Figure 148 — SA_PC (SCSI application layer power condition) state machine for SAS 516
Figure A.1 — CJTPAT pre-scrambling 642
Figure B.1 — SAS speed negotiation sequence (phy A:SNW-1 only, phy B:SNW-1 only) 649
Figure B.2 — SAS speed negotiation sequence (phy A:SNW-1, SNW-2, phy B:SNW-1, SNW-2) 650
Figure B.3 — SAS speed negotiation sequence (phy A:SNW-1, SNW-2, SNW-3, phy B:SNW-1, SNW-2) 651
Figure B.4 — SAS speed negotiation sequence (phy A:SNW-2, SNW-3, phy B:SNW-1, SNW-2) 652
Figure B.5 — SAS speed negotiation sequence (phy A:SNW-1 only, phy B:SNW-2 only) 653
Figure C.1 — CRC generator example 654
Figure C.2 — CRC checker example 654
Figure D.1 — BCH(69, 39, 9) code generator 659
Figure E.1 — Scrambler 665
Figure J.1 — Example topology 677
Figure J.2 — Connection request - OPEN_ACCEPT 679
Figure J.3 — Connection request - OPEN_REJECT by end device 680
Figure J.4 — Connection request - OPEN_REJECT by expander device 681
Figure J.5 — Connection request - arbitration lost 682
Figure J.6 — Connection request - backoff and retry 683
Figure J.7 — Connection request - backoff and reverse path 684
Figure J.8 — Connection close - single step 685
Figure J.9 — Connection close - simultaneous 686
Figure J.10 — BREAK handling during path arbitration when the BREAK_REPLY method is disabled 687
Figure J.11 — BREAK handling during a connection when the BREAK_REPLY method is disabled 688
Figure J.12 — BREAK handling during path arbitration when the BREAK_REPLY method is enabled 689
Figure J.13 — BREAK handling during a connection when the BREAK_REPLY method is enabled 690
Figure J.14 — STP connection - originated by STP initiator port 691
Figure J.15 — STP connection - originated by STP target port in an STP/SATA bridge 692
Figure J.16 — STP connection close - originated by STP initiator port 693
Figure J.17 — STP connection close - originated by STP target port in an STP/SATA bridge 694
Figure J.18 — XL1:Request_Path to XL5:Forward_Open transition 695
Figure J.19 — Partial pathway recovery 696