ISO 14165-117:2007-09 (D)

Information technology – Fibre channel – Part 117: Methodologies for jitter and signal quality (MJSQ)

Contents

Foreword 14

1 Scope 17
2 Normative references 18
2.1 Approved references 18
2.2 Other references 18
3 Definitions and conventions 18
3.1 Overview 18
3.2 Conventions 18
3.3 Keywords 19
3.4 Acronyms 19
3.5 Terms and definitions 20
4 Background for MJSQ 27
4.1 Overview 27
4.2 Relationship to SONET and receiver tolerance requirements 27
4.3 Relationship to earlier FC standards 28
4.4 Traditional measurement methodology risks 29
5 Jitter overview 30
5.1 Serial transmissions 30
5.2 Jitter output context 31
5.3 Jitter tolerance context 32
5.4 Jitter assumptions summary 32
5.5 FC-0 and MJS(-1) interface overview 32
5.6 Fibre channel physical architecture 33
6 Jitter fundamentals 37
6.1 Purpose of addressing all important signal levels 37
6.2 Essential properties of signals 37
6.2.1 Introduction 37
6.2.2 Signal amplitude versus signal level 37
6.2.3 Time, timing reference and jitter timing reference 37
6.2.4 Considerations when using hardware based jitter timing references 38
6.2.5 Jitter and noise relationship 38
6.2.6 Rising edges and falling edges 39
6.3 Number of events per bit-period 39
6.4 Statistical distribution at a specific signal level 41
6.5 Basic relationships within statistical jitter distributions 41
6.5.1 Overview 41
6.5.2 Description of mathematical model 43
6.5.3 Relationship between jitter and BER for random jitter distributions 44
6.5.4 Effects of changing the standard deviation for Gaussian PDF's 46
6.5.5 Common mistakes relating to statistical properties of measurements. 46
6.5.6 Addition of deterministic jitter 46
6.6 Jitter eye mask methodology for signal quality specification 49
6.7 Signal measurements versus jitter eye mask signal quality specifications 51
6.8 Jitter timing reference at different signal levels during data acquisition 52
6.9 Example of a 2-dimensional jitter measurement 52
6.10 Jitter timing reference frequency response requirements 53
6.10.1 Overview 53
6.10.2 Performance specification for a hardware implementation of a Golden PLL 59
6.11 Jitter frequency concepts 62
6.12 Jitter output measurement methodologies 63
6.12.1 Time domain 63
6.12.2 Frequency domain 63
6.13 Effects of varying jitter distributions on BER 63

6.14 Methodology for jitter and signal quality specification for “processed” signals 64
6.14.1 Background 64
6.14.2 Link components that contain compensation properties (equalization) 64
6.14.2.1 Compensation 64
6.14.2.2 Transmitter compensation 65
6.14.2.3 Interconnect compensation 66
6.14.2.4 Receiver compensation 66
6.15 Determination of compliance 67
6.16 Extremely stressful data patterns and scrambling 68
7 Jitter causes and jitter distribution 68
7.1 Jitter contribution elements 68
7.2 Jitter distribution 68
7.2.1 Basic types - Bounded and unbounded, correlated and uncorrelated 68
7.2.2 Unbounded (definition, concept, quantitative description) 70
7.2.3 Bounded (definition, concept, quantitative description) 70
7.2.3.1 Overview 70
7.2.3.2 Duty cycle distortion (correlated) 70
7.2.3.3 Data dependent (correlated) 70
7.2.3.3 1 Overview 70
7.2.3.3 2 Dispersion induced jitter 71
7.2.3.3 3 Reflection induced jitter 71
7.2.3.3 4 Baseline wander induced jitter 71
7.2.3.3 5 High probability DDJ 71
7.2.3.3 6 Low probability DDJ 71
7.2.3.4 Uncorrelated DJ 71
7.2.3.4 1 Overview 71
7.2.3.4 2 Power supply noise 72
7.2.3.4 3 Crosstalk / external noise 72
7.2.3.4 4 Applied sinusoidal 72
7.2.4 Residual jitter and variance record 72
7.2.5 Summary of jitter taxonomy 73
8 Calculation of jitter compliance values (level 1) 73
8.1 Overview - Separation of jitter components 73
8.2 Examples comparing level 1 DJ with peak-to-peak DJ 75
8.3 Methodology details for calculating level 1 DJ and level 1 TJ 78
9 Basic data forms, analysis and separation of jitter components 79
9.1 Overview 79
9.1.1 Introduction 79
9.1.2 Basic data forms 79
9.1.3 Data analysis methods 79
9.1.4 Summary of overview 80
9.1.5 Organization of the document relating to material introduced in clause 9. 82
9.2 Best fit of tails of histograms 82
9.2.1 Introduction 82
9.2.2 Tail fit jitter analysis method example 84
9.2.2.1 Jitter separation through tail fit 84
9.2.2.2 Tail fit accuracy 85
9.2.2.3 Tail fit application in serial data communication 86
9.2.2.4 DJ and RJ measurement (level 2) 87
9.2.2.5 Level 1 CDF measurement 87
9.3 Frequency spectrum method 88
10 Signal quality measurement methodologies 89
10.1 Overview 89
10.1.1 Non-jitter properties of signal quality 89
10.1.2 Overview of jitter related signal quality measurement methods 89
10.1.3 Accuracy and verification considerations 90
10.1.3.1 Accuracy 90

10.1.3.2 Verification . . . 90
10.1.3.2 1 Overview . . . 90
10.1.3.2 2 BERT method . . . 90
10.1.3.2 3 Calibrated signal source method . . . 90
10.1.4 Summary of signal quality measurement methods . . . 91
10.2 Equivalent time oscilloscope methods . . . 94
10.2.1 Introduction . . . 94
10.2.2 Equivalent time sampling . . . 95
10.2.2.1 Overview . . . 95
10.2.2.2 Asychronous equivalent time sampling . . . 96
10.2.2.3 Sequential equivalent time sampling . . . 96
10.2.3 Waveform eye mask measurements . . . 97
10.2.4 Repeated pattern measurement using an equivalent time oscilloscope . . . 98
10.3 Enhanced equivalent time oscilloscope . . . 99
10.3.1 Overview . . . 99
10.3.2 Signal edge models . . . 100
10.3.3 Periodic jitter frequency analysis beyond the Nyquist rate . . . 100
10.3.4 General process for extracting the CDF . . . 101
10.3.4.1 Overview . . . 101
10.3.4.2 Correlated Jitter . . . 101
10.3.4.3 Uncorrelated Jitter . . . 101
10.3.4.4 Aggregate Deterministic Jitter (DJ) . . . 102
10.3.5 Level 1 CDF output . . . 102
10.4 BERT scan . . . 103
10.4.1 Basic BERT scan . . . 103
10.4.2 Alternate combined process to extract level 1 DJ and TJ . . . 104
10.4.3 BERT eye contour measurements . . . 105
10.4.4 BERT with reference channel . . . 106
10.5 Time interval analysis . . . 107
10.5.1 Introduction . . . 107
10.5.2 Jitter measurements with a “bit clock” (level 1) . . . 108
10.5.3 Jitter measurements with a “pattern marker” (level 1) . . . 109
10.5.4 Jitter measurements with ‘no clock and no marker’ (level 2) . . . 113
10.5.4.1 Overview . . . 113
10.5.4.2 TIA data reduction procedure . . . 115
10.5.4.3 Total jitter calculation . . . 116
10.5.4.4 Data dependent jitter measurement (level 2) . . . 116
10.5.5 Power density spectrum of jitter (level 2) . . . 118
10.6 Real time oscilloscope methods . . . 120
10.6.1 Overview . . . 120
10.6.2 Clock recovery and waveform eye diagram . . . 121
10.6.3 Spectrum approach to jitter measurements . . . 122
10.6.3.1 Overview . . . 122
10.6.3.2 RJ/DJ analysis (level 2) . . . 123
10.6.3.3 Analyzing DJ components (level 2) . . . 123
10.6.3.4 Obtaining the jitter eye opening . . . 124
10.6.3.5 Deterministic jitter and total jitter (level 1) . . . 124
10.6.3.6 Jitter eye diagram . . . 125
10.6.4 Jitter noise floor of RT scope oscilloscope waveform data . . . 125
11 Jitter / signal tolerance measurement methodologies . . . 125
11.1 Overview . . . 125
11.2 Jitter tolerance test methodologies . . . 127
11.2.1 Overview . . . 127
11.2.2 General methodology . . . 127
11.2.3 Sinusoidal jitter modulation . . . 128
11.2.4 Jitter / signal tolerance sources . . . 128
11.2.4.1 Overview . . . 128

11.2.4.2 Optical jitter / signal tolerance source example . . . 130
11.2.4.3 Electrical jitter / signal tolerance source example . . . 131
11.2.5 Calibration of a jitter tolerance signal source . . . 131
11.2.6 Direct time synthesis . . . 132
11.2.7 BER measurements . . . 132
12 Example use of jitter specification methodology for FC-PI-n . . . 133
12.1 Overview . . . 133
12.2 Dependence on signal properties other than jitter output at the average signal level . . . 133
12.3 Jitter output budget and jitter tolerance budget . . . 134
12.3.1 Overview . . . 134
12.3.2 Example jitter output budget tables . . . 134
12.3.3 Jitter tolerance specification . . . 134
13 Practical measurements . . . 135
13.1 Level 1 and level 2 measurements . . . 135
13.2 System considerations . . . 136
13.3 Component considerations . . . 137
13.4 Instrumentation considerations . . . 138
13.4.1 General . . . 138
13.4.2 FC compliant . . . 138
13.4.3 Non-FC compliant . . . 138
13.5 Reference standards / calibration considerations . . . 138
13.6 Test fixture compensation and calibration issues . . . 139
13.6.1 Overview . . . 139
13.6.2 Compensating and non-compensating test fixtures . . . 139
13.6.3 Detection and correction of test fixture degradation effects . . . 139
13.6.4 Correction for golden test fixture effects . . . 140
13.6.5 Connector type adapters . . . 140
13.7 Data output format considerations . . . 141
14 Detailed implementation examples . . . 142
14.1 TIA for optical gamma T at switching threshold for FC Ports . . . 142
14.1.1 Overview of measurement and strategy . . . 142
14.1.2 Test fixtures and measurement equipment . . . 143
14.1.3 Option 1 - optical TIA no clock, no marker . . . 144
14.1.3.1 Option 1 overview . . . 144
14.1.3.2 Option 1 test fixture . . . 144
14.1.3.3 Option 1 measurement equipment . . . 144
14.1.3.4 Option 1 calibration . . . 146
14.1.3.5 Option 1 measurement procedure . . . 146
14.1.3.6 Option 1 data output format . . . 147
14.1.3.7 Option 1 acceptable values . . . 148
14.1.4 Option 2 - TIA with Golden PLL bit clock . . . 149
14.1.4.1 Option 2 overview . . . 149
14.1.4.2 Option 2 test fixture . . . 149
14.1.4.3 Option 2 measurement equipment . . . 149
14.1.4.4 Option 2 calibration procedure . . . 149
14.1.4.5 Option 2 measurement procedure . . . 149
14.1.5 Option 2 data output format . . . 150
14.1.5.1 Option 2 acceptable values . . . 153
14.1.6 Option 3 - TIA with arming on bit sequence . . . 153
14.1.6.1 Option 3 overview . . . 153
14.1.6.2 Option 3 test fixture . . . 154
14.1.6.3 Option 3 measurement equipment . . . 154
14.1.6.4 Option 3 calibration procedure . . . 154
14.1.6.5 Option 3 measurement procedure . . . 154
14.1.6.6 Option 3 data output format . . . 155
14.1.6.7 Option 3 acceptable values . . . 156
14.2 Electrical Gamma T using a real time oscilloscope . . . 156

14.2.1 Overview . . . 156
14.2.2 Test Fixture and termination . . . 156
14.2.3 Measurement Equipment . . . 157
14.2.4 Measurement Procedure . . . 158
14.2.5 Measurement results . . . 159
14.3 Optical and electrical Gamma T using a jitter optimized sampling oscilloscope . . . 160
14.3.1 Overview . . . 160
14.3.2 Measurement configuration . . . 160
14.3.3 Measurement equipment . . . 162
14.3.4 Measurement procedure . . . 162
14.3.5 Measurement results . . . 163
14.3.5.1 Electrical Gamma T results at 2,125 Gbit/s. . . . 163
14.3.5.2 Optical Gamma T results at 10,518 75 Gbit/s . . . 164
14.4 BERT Delta R signal tolerance . . . 165
14.4.1 Overview . . . 165
14.4.2 Measurement configuration for signal calibration . . . 165
14.4.3 Calibration test fixtures . . . 166
14.4.4 Signal calibration procedure . . . 166
14.4.4.1 Initial DDJ calibration . . . 166
14.4.4.2 Initial RJ calibration . . . 166
14.4.4.3 SJ (sine jitter) calibration. . . . 166
14.4.4.4 Final DJ and TJ calibration . . . 167
14.4.4.5 Eye amplitude calibration . . . 168
14.4.4.6 Add SJ. . . . 168
14.4.5 Signal tolerance testing . . . 168
14.4.6 Data output format . . . 168
14.4.7 Acceptable values . . . 169
Annex A - (informative) **Test bit sequences** . . . 170
A.1 Test bit sequence characteristics . . . 170
A.1.1 Introduction . . . 170
A.1.2 Low-frequency pattern . . . 171
A.1.3 Low-transition density patterns . . . 173
A.1.3.1 Overview . . . 173
A.1.3.2 Half-rate and quarter-rate square patterns . . . 174
A.1.3.3 Ten contiguous runs of 3 . . . 175
A.1.4 Composite patterns . . . 176
A.2 Compliant jitter test bit sequences . . . 176
A.2.1 Introduction . . . 176
A.2.2 Random test bit sequence . . . 177
A.2.2.1 Overview . . . 177
A.2.2.2 Background - Fibre Channel frame . . . 177
A.2.2.3 Original RPAT . . . 178
A.2.2.4 Compliant RPAT (CRPAT) . . . 178
A.2.3 Compliant receive jitter test bit sequences . . . 181
A.2.3.1 Overview . . . 181
A.2.3.2 Receive jitter tolerance pattern - JTPAT . . . 181
A.2.3.3 Compliant receive jitter tolerance pattern - CJTPAT . . . 182
A.2.4 Supply noise test bit sequences . . . 184
A.2.4.1 Overview . . . 184
A.2.4.2 Supply noise pattern - SPAT . . . 184
A.2.4.3 Compliant supply noise pattern - CSPAT . . . 184
A.3 Practical issues with compliant patterns in operating FC systems . . . 185
Annex B - (informative) **Practical measurements** . . . 187
B.1 Introduction . . . 187
B.2 Basic architecture . . . 187
B.3 Instrumentation interface adapters . . . 188
B.3.1 Overview . . . 188

B.3.2 Balanced copper . . . 189
B.3.2.1 Introduction . . . 189
B.3.2.2 Source and sink adapters for balanced copper variants . . . 190
B.3.2.2.1 Balanced - unbalanced . . . 190
B.3.2.2.2 Balanced - balanced (alternative 1) . . . 191
B.3.2.2.3 Balanced - balanced (alternative 2) . . . 192
B.3.2.3 Tap adapters for balanced copper variants . . . 193
B.3.2.3.1 Balanced-balanced (alternative 1) . . . 193
B.3.2.3.2 Balanced - balanced (alternative 2) . . . 195
B.3.2.3.3 Balanced-unbalanced . . . 196
B.3.2.4 Extracting a balanced trigger signal . . . 197
B.3.3 Unbalanced copper . . . 198
B.3.3.1 Overview . . . 198
B.3.3.2 Source and sink adapters for unbalanced copper variants (alternative 1) . . . 198
B.3.3.3 Source and sink adapters for unbalanced copper variants (alternative 2) . . . 199
B.3.3.4 Tap adapters for unbalanced copper variants (alternative 1) . . . 199
B.3.3.5 Tap adapters for unbalanced copper variants (alternative 2) . . . 201
B.3.4 Optical . . . 201
B.3.4.1 Overview . . . 201
B.3.4.2 Source interface adapters . . . 201
B.3.4.3 Sink interface adapter . . . 202
B.3.4.4 Optical tap . . . 203
B.3.5 Specific tests . . . 203
B.3.6 Description of baluns . . . 204
B.3.6.1 Overview . . . 204
B.3.6.2 Balun requirements . . . 205
B.3.6.2.1 Overview . . . 205
B.3.6.2.2 Core and transmission-line requirements . . . 206
B.3.6.3 Specific wound core construction details . . . 206
B.3.6.3.1 Overview . . . 206
B.3.6.3.2 Alternative 1 - wound toroid construction . . . 206
B.3.6.3.3 Alternative 2 - wound toroid construction . . . 207
B.3.6.3.4 Alternative 3 - wound bead construction . . . 207
B.3.6.4 Connection of wound cores into baluns . . . 208
B.3.6.5 Other source/sink adapter components . . . 208
Annex C - (informative) **Choosing the corner frequency: fc / 1 667** . . . 209
C.1 Overview . . . 209
Annex D - (informative) **Extrapolation to low-probability CDF levels** . . . 212
D.1 Introduction . . . 212
D.2 Effects of DJ calculation and encoding scheme . . . 212
D.3 Example extrapolations . . . 213
D.4 Relationship to data pattern . . . 218
D.5 Summary . . . 218
Annex E - (informative) **Frequency domain measurement (spectrum analyzer)** . . . 219
E.1 Overview . . . 219
E.2 Frequency domain measurement algorithm . . . 220
Annex F - (informative) **Positioning of jitter eye mask relative to the data** . . . 222
F.1 Introduction . . . 222
F.2 Peak-to-peak vs mean . . . 222
F.3 Restrictions on jitter distributions . . . 223
F.4 Jitter tolerance and jitter output issues . . . 223
F.5 Special consideration for optical delta T points . . . 224
F.6 Summary . . . 224
Annex G - (informative) **Crosstalk jitter components** . . . 225
G.1 Overview . . . 225
G.2 Equipment set-up . . . 225
G.3 Measurement set-up . . . 226

G.4 Results for test 1 (zero crosstalk added) . . . 226
G.5 Results for test 2: (50mV of crosstalk added) . . . 228
G.6 Results for test 3: (100mV of crosstalk added) . . . 230
G.7 Combined results . . . 231
G.8 Conclusions . . . 233
Annex H - (informative) **Developing a signal budget at connectors** . . . 235
H.1 Introduction . . . 235
H.2 Physical architecture . . . 235
H.3 Options for connectors other than Gamma . . . 235
H.4 Determining the budgets when using a compliance interconnect methodology . . . 236
15 Bibliography . . . 239

Figure 1 - Drawing conventions . . . 18
Figure 2 - PLL response . . . 27
Figure 3 - Mask of the sinusoidal component of jitter tolerance - Log-Log Plot . . . 28
Figure 4 - Waveform eye diagrams from different jitter distributions . . . 30
Figure 5 - FC-0 transmitter interface . . . 33
Figure 6 - FC-0 receiver interface . . . 33
Figure 7 - Fibre channel fabric link . . . 34
Figure 8 - Example fibre channel link storage system implementation . . . 35
Figure 9 - Interoperability points examples at connectors . . . 36
Figure 10 - Noise and jitter in the same portion of the signal . . . 38
Figure 11 - Example of multiple events within the same bit time . . . 40
Figure 12 - Signals crossing a threshold level at different times . . . 42
Figure 13 - Probability of signal event errors from adjacent signal transitions . . . 43
Figure 14 - Jitter eye diagram statistics, linear scale . . . 45
Figure 15 - Jitter eye diagram statistics, log scale . . . 45
Figure 16 - Jitter eye diagram statistics pure Gaussian different sigmas . . . 46
Figure 17 - Jitter eye diagram statistics, dual-Dirac function . . . 47
Figure 18 - Jitter eye diagram statistics, increased RJ . . . 48
Figure 19 - Various combinations of DJ and RJ . . . 48
Figure 20 - General form for the CDF bathtub curve at the specified signal level . . . 49
Figure 21 - Relationship of a jitter eye mask to a family of limiting bathtub curves . . . 50
Figure 22 - General form of a jitter eye mask used for signal quality specification . . . 51
Figure 23 - Example of an eye contour with a jitter eye mask . . . 52
Figure 24 - Practical example using a TIA at three different signal levels . . . 53
Figure 25 - Block diagram for a serial receiver with clock and data recovery . . . 54
Figure 26 - A typical PLL phase modulation frequency tracking response . . . 54
Figure 27 - Schematic of a basic measurement system . . . 55
Figure 28 - Phase modulation frequency response of the time difference function . . . 56
Figure 29 - Single pole low-pass filter passband characteristic for a Golden PLL . . . 57
Figure 30 - Example of DJ effects caused by rapid transition density changes in CJTPAT . . . 58
Figure 31 - Golden PLL delay property . . . 62
Figure 32 - Measurement set-up for evaluating transmitters . . . 65
Figure 33 - Measurement set-up for evaluating receivers . . . 67
Figure 34 - Taxonomy of jitter terminology and relationships . . . 73
Figure 35 - The two step process for calculating level 1 DJ and TJ . . . 74
Figure 36 - Three different DJ PDFs used to create CDF's in figure 37 . . . 75
Figure 37 - CDFs and associated level 1 DJ values from PDFs in figure 36 . . . 76
Figure 38 - Real data comparisons using PDFs . . . 77
Figure 39 - Real data comparisons using CDFs . . . 77
Figure 40 - Histogram of a set of jitter events . . . 83
Figure 41 - Schematic drawing of the total jitter histogram in the presence of DJ and RJ . . . 84
Figure 42 - Accuracy simulation for tail fit with a "noisy" total jitter histogram . . . 85
Figure 43 - Set-up schematic for jitter output measurement. . . . 86
Figure 44 - Waveforms of CRPAT data and the recovered bit clock . . . 86
Figure 45 - Total jitter histogram measured with a Golden PLL clock as the reference . . . 87
Figure 46 - Level 1 CDF "bathtub curve" for the PDFs in figure 45 . . . 88
Figure 47 - Time domain jitter output test (Golden PLL) . . . 96
Figure 48 - Asychronous ET sampling . . . 96
Figure 49 - Sequential ET sampling . . . 97
Figure 50 - Waveform eye mask . . . 97
Figure 51 - Repeated pattern measurements using a sampling oscilloscope . . . 98
Figure 52 - BERT Scan signal quality measurement . . . 103
Figure 53 - Example of eye contour measurement and waveform eye . . . 106
Figure 54 - An example of time interval analysis for jitter spectrum output measurement . . . 107
Figure 55 - Data jitter histogram (PDF) measured and referenced to a bit clock . . . 108

Figure 56 - BER/CDF function corresponding to jitter PDF in figure 55 109
Figure 57 - Measurement setup for “known pattern with marker” 110
Figure 58 - Correlated DJ distribution as a function of bit number 111
Figure 59 - Power spectrum density (PSD) function of PJ and RJ 111
Figure 60 - BER/CDF function measured with “known pattern with marker method” 112
Figure 61 - Setup for TIA measurement without an external timing reference signal 113
Figure 62 - Correlated DJ histogram measurement 114
Figure 63 - BER/CDF function measured without an external timing reference 114
Figure 64 - Histogram of raw TIA data 115
Figure 65 - Histogram of reduced TIA data (multiples of UI removed) 115
Figure 66 - Background on the 2 versus sqrt (2) issue 116
Figure 67 - Portion of two alternating disparity K28.5 characters and resulting waveform eye 117
Figure 68 - Distribution of jitter measured by TIA 118
Figure 69 - Real-time acquisition, analysis and display. 120
Figure 70 - Real-Time (RT) sampling (single trigger event) 120
Figure 71 - Fibre Channel IDLE sequence 121
Figure 72 - Recovered clock, TIE trend and waveform eye diagram 122
Figure 73 - Frequency spectrum of time interval error (TIE) 123
Figure 74 - Jitter analysis bathtub curve 124
Figure 75 - General methodology for jitter / signal tolerance measurements 128
Figure 76 - Sinusoidal jitter modulation 128
Figure 77 - Example of an optical signal tolerance source 130
Figure 78 - Example of an electrical signal tolerance source 131
Figure 79 - Direct time synthesis jitter tolerance test setup for a 10 bit deserializer 132
Figure 80 - General allowed range calibration strategy. 139
Figure 81 - Compensating degradation calibration strategy 140
Figure 82 - Use of passive adapters as part of the optical test fixture. 141
Figure 83 - Physical location of Gamma points (in a GBIC example) 143
Figure 84 - Test fixture and basic test configuration 144
Figure 85 - Option 1 measurement equipment detail 145
Figure 86 - Option 1 measurement setup 147
Figure 87 - Data output format for Option 1 measurement 148
Figure 88 - Summary for Option 1 measurement 148
Figure 89 - Configuration for option 2 measurements 149
Figure 90 - Option 2 measurement setup 150
Figure 91 - Option 2 data output format rendition 1 - histogram 151
Figure 92 - Option 2 data output format rendition 2 - bathtub curve 152
Figure 93 - Option 2 data output format rendition 3 - Summary statistics 153
Figure 94 - Option 3 configuration 153
Figure 95 - Option 3 measurement configuration 154
Figure 96 - Option 3 data output format rendition 1 - Bathtub curve 155
Figure 97 - Option 3 data output format rendition 2 - Summary 156
Figure 98 - Test fixture and termination Option 1 157
Figure 99 - Test fixture and termination Option 2 157
Figure 100 - Real time waveform display 158
Figure 101 - Controls for setting the measurement and analysis parameters. 159
Figure 102 - Measurement results. 159
Figure 103 - Reference clock trigger configuration for optical DUT. 160
Figure 104 - Golden PLL trigger configuration 161
Figure 105 - Reference clock trigger configuration for electrical DUT. 161
Figure 106 - PLL trigger configuration 162
Figure 107 - CJTPAT Electrical Gamma T results 163
Figure 108 - Electrical Gamma T CRPAT results 163
Figure 109 - Electrical Gamma T CSPAT results 164
Figure 110 - Optical gamma T at 10,518 75 Gbit/s 164
Figure 111 - Measurement configuration for signal calibration 165
Figure 112 - Final BERT scan results 167

Figure 113 - Example of an automated BERT scan similar to figure 112 169
Figure A.1 - 8B/10B code trellis diagram 171
Figure A.2 - FFT of original RPAT 179
Figure A.3 - FFT of compliant RPAT 179
Figure B.1 - Ideal test configuration architecture 187
Figure B.2 - Placement of adapters in test configurations 189
Figure B.3 - Source/sink interface adapter matching network 190
Figure B.4 - Balanced-balanced source-sink adapter (alternative 1) 192
Figure B.5 - Half of balanced-balanced source-sink adapter (alternative 2) 193
Figure B.6 - Tap adapter matching network (balanced-balanced) 194
Figure B.7 - Half of balanced-balanced tap adapter (alternative 2) 195
Figure B.8 - Balanced-unbalanced tap adapter configuration 197
Figure B.9 - Extracting a balanced trigger for a single-ended instrument 198
Figure B.10 - Source/sink interface adapter matching network for unbal - unbal copper 199
Figure B.11 - Unbalanced-unbalanced copper tap adapter 200
Figure B.12 - Basic optical system 201
Figure B.13 - Source interface adapter 202
Figure B.14 - Sink interface adapter 202
Figure B.15 - Optical tap adapter 203
Figure B.16 - Source/sink adapter - schematic plus assembly view 205
Figure C.1 - Tolerance mask asymptotes for 1 062,5 MBd 210
Figure C.2 - Comparison of low-frequency clock jitter and tolerance mask 211
Figure D.1 - 32 000 bit data pattern results 213
Figure D.2 - 32 000 bit data pattern results 214
Figure DD.3 - 32 000 bit data pattern results 214
Figure D.4 - 32 000 bit data pattern results 215
Figure D.5 - 10 000 000 bit data pattern results 215
Figure D.6 - 10 000 000 bit data pattern results 216
Figure D.7 - 10 000 000 bit data pattern results 216
Figure D.8 - 10 000 000 bit data pattern results 217
Figure D.9 - 10 000 000 bit data pattern results 217
Figure D.10 - Example 1 jitter distribution versus data pattern 218
Figure D.11 - Example 2 (more loss) jitter distribution versus data pattern 218
Figure E.1 - Representative spectrum analyzer plot 219
Figure E.2 - Frequency domain test setup (spectrum analyzer) 219
Figure F.1 - Examples of jitter distributions 223
Figure G.1 - Equipment setup 225
Figure G.2 - Voltage versus time output of FC test board 227
Figure G.3 - Clock to data transfer characteristic 227
Figure G.4 - Distribution of the rising edges with no crosstalk 228
Figure G.5 - Output of FC test board with 50 mV crosstalk added 228
Figure G.6 - Jitter distributions for the rising and falling edges 229
Figure G.7 - Same as figure G.4 with 50 mV crosstalk added 229
Figure G.8 - Output of FC test board with 100 mV crosstalk added 230
Figure G.9 - Jitter distributions with 100 mV crosstalk 230
Figure G.10 - Same as figure G.4 with 100 mV crosstalk added 231
Figure G.11 - Base line plot with zero crosstalk added 231
Figure G.12 - Overlay of results with and without crosstalk added 232
Figure G.13 - Correlation between CDFs from three methods 233
Figure H.1 - One end of a duplex link with added connector 235
Figure H.2 - Signal budgeting options 236
Figure H.3 - Compliance interconnect mask to accommodate the Alpha T to Gamma T loss 237
Figure H.4 - Adjusting the Alpha R mask to accommodate the Gamma R to Alpha R loss 238

Table 1 - Input characteristics for a Golden PLL 59
Table 2 - Output characteristics for a Golden PLL 60
Table 3 - Jitter transfer characteristics for a Golden PLL 61
Table 4 - Signal quality contribution elements 69
Table 5 - Comparison of basic data forms and analysis methods 80
Table 6 - Signal quality measurement method summary comparison 91
Table 7 - Jitter tolerance components 126
Table 8 - 4,25 GBd jitter output budget example 135
Table 9 - 4,25 GBd jitter tolerance budget example 136
Table A.1 - Eye closure penalties for low-frequency pattern with n=12 172
Table A.2 - Low-frequency pattern 173
Table A.3 - Low-transition density pattern 174
Table A.4 - Half-rate and quarter-rate patterns - see text 175
Table A.5 - Ten runs of 3 assuming positive disparity 176
Table A.6 - Ten runs of 3 assuming negative disparity 176
Table A.7 - Fibre Channel frame 177
Table A.8 - Valid fibre channel frame delimiters 177
Table A.9 - CRPAT test bit sequence 180
Table A.10 - JTPAT 182
Table A.11 - CJTPAT 182
Table A.12 - Supply noise test bit sequence 184
Table A.13 - Compliant supply noise test bit sequence 185
Table B.1 - Ideal transfer function for source/sink adapter matching network of figure B.3 191
Table B.2 - Transfer function for alternative 1 balanced - balanced source/sink network of figure B.4 . 192
Table B.3 - Transfer function for balanced - balanced source/sink interface network of figure B.5 193
Table B.4 - Transfer function for balanced - balanced tap adapter of figure B.6 194
Table B.5 - Ideal transfer function for balanced - balanced tap adapter of figure B.7 196
Table B.6 - Ideal transfer function for unbalanced - unbalanced copper adapter of figure B.10 199
Table B.7 - Ideal transfer function for unbalanced - unbalanced copper tap adapter of figure B.11 . . . 200
Table B.8 - Sample test configuration specifications 204
Table E.1 - Frequency domain conversion 220
Table E.2 - Frequency domain conversion 221