

ISO/IEC 26908:2007-02 (E)

Information technology - MAC-PHY Interface for ISO/IEC 26907

Contents		Page
Foreword		v
Introduction		vi
1	Scope	1
2	Conformance	1
3	Normative references	1
4	Definitions	1
5	Notational Conventions	1
6	Abbreviations and Acronyms	1
7	Overview	2
8	Interface Signal Description	3
8.1	Interface Signal Definitions	4
8.1.1	Control Interface	4
8.1.2	Data Interface	5
8.1.3	CCA Interface	5
8.1.4	Management Interface	5
8.2	PHY Operational State	6
9	Registers	6
9.1	Bit Ordering and Interpretation	6
9.2	Register Address Spaces	6
9.3	Static Parameter Definitions	7
9.4	Static Parameter Coding	11
9.5	Dynamic Register Definitions	13
9.6	Register Map	15
9.7	Register Set Access Timing	16
9.7.1	Transmit Control Registers	16
9.7.2	Receive Control Registers	17
10	Frame Structures	17
11	Interface Theory of Operation	23
11.1	Overview	23
11.1.1	PHY Reset Protocol	24
11.1.2	Exit from Sleep State	24
11.1.3	Normal Operation	25
11.2	Frame Timing	25
11.3	Ranging Support	26
11.4	Transceiver Delay Definitions	26
11.5	Transceiver Turnaround Times	28
11.5.1	RX-TX Turnaround Time	28
11.5.2	TX-RX Turnaround Time	28
11.6	PREAMBLE CONTROL	28
11.6.1	Single Frame Transmission and Reception	28

11.6.2	Burst Mode Transmission	29
11.6.3	Burst Mode Reception	29
11.7	Transmit Operation	30
11.7.1	Data Bus Ownership	30
11.7.2	Single Frame Transmission Control	30
11.7.3	Burst Mode Transmission Control	32
11.7.4	Burst Mode Transmit Error Recovery	33
11.8	Receive Operation	34
11.8.1	Data Bus Ownership	34
11.8.2	Single Frame Reception Control	34
11.8.3	Burst Mode Reception Control	36
11.8.4	Burst Mode Reception Error Recovery	37
11.8.5	Zero Length Frame Reception	37
11.9	MAC Transmit Abort	38
11.10	MAC Receive Abort	38
11.11	Error Conditions	39
11.11.1	Transmit Error Conditions	39
11.11.2	Receive Error Conditions	39
11.12	Clear Channel Assessment	40
11.12.1	CCA Interface Signals	41
11.12.2	Operation of the CCA Interface	41
11.13	Management Interface	42
11.13.1	Management Interface Signals	42
11.13.2	Operation of the Management Interface	42
11.13.3	Examples	44
Annex A (informative) Electrical Specifications		46
A.1	I/O DC Requirements	46
A.1.1	3,3V DC Specification	46
A.1.2	1,8V DC Specification	46
A.1.3	1,2V DC Specification	47
A.2	MAC and PHY Timing Specifications	48
A.2.1	PHY Signal Timing	48
A.2.2	MAC Signal Timing	48
Annex B (informative) PHY Vendor and Version Coding		50
B.1	PHYID Format and Coding	50
B.2	PHY Version Format and Coding	50