

# ISO/IEC 14165-122 :2005-06 (E)

## Information technology - Fibre Channel - Part 122: Arbitrated Loop-2 (FC-AL-2)

---

### CONTENTS

- FOREWORD..... 8
- INTRODUCTION..... 9
- 1 Scope..... 10
- 2 Normative references..... 10
- 3 Definitions and conventions ..... 11
  - 3.1 Definitions ..... 11
  - 3.2 Editorial conventions ..... 14
  - 3.3 Abbreviations, acronyms, and other special words..... 14
  - 3.4 Symbols ..... 17
- 4 Structure and concepts ..... 17
  - 4.0 Purpose..... 17
  - 4.1 Overview ..... 17
  - 4.2 General description ..... 18
  - 4.3 Access fairness algorithm..... 20
    - 4.3.0 Access fairness overview..... 20
    - 4.3.1 Access fairness for NL\_Ports..... 20
    - 4.3.2 Access unfairness for NL\_Ports..... 20
    - 4.3.3 Access unfairness for FL\_Ports ..... 21
  - 4.4 Relationship to FC-PH..... 21
- 5 Addressing..... 23
  - 5.1 Arbitrated Loop Physical Address (AL\_PA) ..... 23
    - 5.1.1 Valid AL\_PAs..... 25
    - 5.1.2 Special AL\_PAs and flags..... 25
  - 5.2 Native address identifier ..... 25
- 6 FC-AL Ordered Sets ..... 26
- 7 FC-AL Primitive Signals and Sequences..... 27
  - 7.0 Overview ..... 27
  - 7.1 Arbitrate Primitive Signals (ARByx)..... 27
    - 7.1.0 ARByx overview..... 27
    - 7.1.1 ARB(AL\_PA)..... 27
    - 7.1.2 ARB(F0)..... 27
    - 7.1.3 ARB(FF)..... 28
  - 7.2 Open Primitive Signals (OPNy) ..... 28
    - 7.2.0 OPNy overview ..... 28
    - 7.2.1 Open full-duplex (OPNyx)..... 28
    - 7.2.2 Open half-duplex (OPNyy)..... 28
  - 7.3 Open Replicate Primitive Signals (OPNr) ..... 29
    - 7.3.0 OPNr overview..... 29
    - 7.3.1 Open selective replicate (OPNyr)..... 29
    - 7.3.2 Open broadcast replicate (OPNfr)..... 29

7.4	Close Primitive Signal (CLS)	30
7.5	Dynamic Half-Duplex Primitive Signal (DHD)	30
7.6	Mark Primitive Signal (MRKtx)	30
7.7	Loop Port Bypass/Enable Primitive Sequences	31
7.7.0	LPE/LPB overview	31
7.7.1	Loop Port Bypass (LPByx)	31
7.7.2	Loop Port Bypass all (LPBfx)	32
7.7.3	Loop Port Enable (LPEyx)	32
7.7.4	Loop Port Enable all (LPEfx)	32
7.8	Loop Initialization Primitive Sequences (LIP)	33
7.8.0	LIP overview	33
7.8.1	Loop Initialization — no valid AL_PA	33
7.8.2	Loop Initialization — Loop Failure; no valid AL_PA	33
7.8.3	Loop Initialization — valid AL_PA	33
7.8.4	Loop Initialization — Loop Failure; valid AL_	33
7.8.5	Loop Initialization — reset L_Port	33
7.8.6	Loop Initialization — reserved	33
8	L_Port operation	34
8.0	Overview	34
8.1	History	34
8.1.1	Access fairness history	34
8.1.2	Duplex mode history	35
8.1.3	Replicate mode history	35
8.1.4	Operational mode history	35
8.1.5	DHD received history	36
8.1.6	ARB(FF) history	36
8.2	Timeouts	36
8.2.1	FC-PH timeout values	36
8.2.2	Arbitrated Loop timeout value	36
8.2.3	Loop timeout	37
8.3	Operational characteristics	37
8.3.1	Transmission Word	37
8.3.1.1	Power-on Transmission Words	37
8.3.1.2	Invalid Transmission Words and Transmission Characters	37
8.3.2	Clock skew management	37
8.3.3	Error detection and recovery	38
8.3.4	BB_Credit and Available_BB_Credit	38
8.3.4.0	BB_Credit overview	38
8.3.4.1	BB_Credit management per Loop circuit	39
8.3.4.2	Available_BB_Credit management per Loop	40
8.4	Loop Port State Machine (LPSM)	40
8.4.0	LPSM overview	40
8.4.1	State names	40
8.4.2	State diagram	41
8.4.3	Reference items	43
9	L_Port state transition tables	59

10	Loop Initialization procedure .....	84
10.0	Loop Initialization overview .....	84
10.1	Loop Initialization summary .....	84
10.2	Loop Initialization introduction .....	85
10.3	Loop Initialization timers .....	85
10.4	Node-initiated L_Port initialization .....	86
10.5	L_Port initialization .....	86
10.5.0	Initialization overview .....	86
10.5.1	Loop Initialization Sequences .....	87
10.5.2	Assigned AL_PA values .....	88
10.5.3	Loop Initialization steps .....	90
10.5.4	Loop Initialization state diagram .....	94
10.5.4.0	State diagram overview .....	94
10.5.4.1	Validity of AL_PA .....	96
10.5.4.2	POWER-ON state diagram .....	98
10.5.4.3	OLD-PORT state diagram .....	99
10.5.4.7	Slave Initialization state diagram .....	108
10.5.4.8	Slave AL_PA position map state diagram .....	111
10.5.4.9	Master Initialization state diagram .....	113
10.5.4.10	Master AL_PA position map state .....	115
Annex A (normative)	L_Port Elasticity buffer management .....	117
A.0	Overview .....	117
A.1	L_Port elasticity buffer implementation .....	117
A.2	Clock skew management .....	117
A.3	Clock skew management states .....	118
A.3.0	Clock skew overview .....	118
A.3.1	Insertion pending .....	118
A.3.2	Quiescent .....	118
A.3.3	Deletion pending .....	118
A.3.3.1	Low priority deletion pending .....	119
A.3.3.2	High priority deletion pending .....	119
A.4	Buffer size .....	120
Annex B (informative)	Loop Port State Machine examples .....	121
B.0	Overview .....	121
B.1	L_Port initialization example .....	121
B.2	N_Port Login example .....	122
Annex C (informative)	Dynamic Half-Duplex .....	124
C.0	DHD Overview .....	124
C.1	Close initiative description .....	124
C.2	Dynamic Half-Duplex examples .....	125

Annex D (informative) Access unfairness .....	126
D.0 Overview .....	126
D.1 Improving Loop performance .....	126
D.2 Emptying ACK.....	126
Annex E (informative) Half-duplex operation .....	127
Annex F (informative) BB_Credit and Available_BB_Credit management example.....	128
Annex G (informative) L_Port clock design options .....	130
G.0 Overview.....	130
G.1 L_Port synchronous clock design .....	130
G.2 L_Port asynchronous clock design .....	130
G.3 Clock skew management function periodicity .....	131
Annex H (informative) Mark Synchronization examples.....	132
H.0 Overview.....	132
H.1 Clock synchronization .....	132
H.2 Disk spindle synchronization.....	132
Annex I (informative) Port Bypass Circuit example and usage .....	134
I.0 Overview .....	134
I.1 Port Bypass Circuit.....	134
I.1.0 Overview .....	134
I.1.1 Default bypass.....	135
I.1.2 Power-on reset bypass.....	135
I.2 Using a Port Bypass Circuit.....	135
I.2.1 Diagnostic Test of the Port Bypass Circuit.....	135
I.2.2 Recovery from Loop Failure.....	136
I.2.3 Power-on with a failing L_Port .....	136
I.2.4 Reconfiguring a Loop with LPB and LPE .....	136
Annex J (informative) Public L_Ports and Private NL_Ports on a Loop .....	137
Annex K (informative) Assigned Loop Identifier.....	138
Annex L (informative) Selective replicate for parallel query acceleration.....	139
L.0 Overview .....	139
L.1 Parallel query technology .....	139
L.2 Shared disk cluster .....	140
L.3 Parallel query example .....	140

Annex M (informative) Controlled FC-AL configurations.....	143
M.0 Overview .....	143
M.1 Address Control.....	143
M.1.0 Overview .....	143
M.1.1 Preferred Hard Addressing .....	143
M.1.2 Required Hard Addressing .....	143
M.2 Configuration Change Control .....	144
M.2.0 Overview .....	144
M.2.1 Port Bypass Circuit Control .....	144
M.2.2 Loop Initialization Control .....	144
Annex N (informative) Insertion modes of Hubs .....	145
Annex O (informative) L_Port power-on considerations .....	146
Annex P (informative) L_Port initialization flow diagram.....	147
Annex Q (informative) Examples of Switch Port Initialization .....	148
Q.0 Overview.....	148
Q.1 Example 1: two E/F/FL_Port-capable Switch.....	148
Q.2 Example 2: two E/F/FL_Port-capable Switch Ports and one Nx_Port.....	149
Q.3 Example 3: one E/F/FL_Port-capable Port and one E/F_Port-capable Port .....	150
Table 1 — 8B/10B characters with neutral disparity .....	24
Table 2 – Primitive Signals .....	26
Table 3 — Primitive Sequences.....	26
Table 4 — MONITORING (State 0) transitions .....	61
Table 5 — ARBITRATING (State 1) transitions.....	65
Table 6 — ARBITRATION WON (State 2) transitions .....	68
Table 7 — OPEN (State 3) transitions .....	70
Table 8 — OPENED (State 4) transitions .....	72
Table 9 — XMITTED CLOSE (State 5) transitions .....	75
Table 10 — RECEIVED CLOSE (State 6) transitions .....	78
Table 11 — TRANSFER (State 7) transitions .....	81
Table 12 — INITIALIZATION process (State 8) transitions .....	83
Table 13 — Reserved .....	83
Table 14 — OLD-PORT (State A) transitions.....	83
Table 15 — AL_PA mapped to bit maps .....	89
Table C.1 — Dynamic Half-Duplex .....	125
Table K.1 — Assigned Loop Identifier.....	138

Figure 1 — Fibre channel roadmap .....	9
Figure 2 — Examples of the Loop topology .....	19
Figure 3 — FC-PH with Arbitrated Loop addition .....	21
Figure 4 — State Diagram .....	42
Figure 5 — Loop Initialization Sequences .....	87
Figure 6 — Loop Initialization Sequence AL_PA bit map .....	91
Figure 7 — Loop Initialization state diagram example .....	95
Figure 8 — POWER-ON state diagram .....	98
Figure 9 — OLD-PORT state diagram .....	99
Figure 10 — Loop Fail Initialization state diagram .....	101
Figure 11 — Normal Initialization state diagram .....	103
Figure 12 — OPEN-INIT state diagram .....	105
Figure 13 — Slave Initialization state diagram .....	108
Figure 14 — Slave AL_PA position map state diagram .....	111
Figure 15 — Master Initialization state diagram .....	113
Figure 16 — Master AL_PA position map state diagram .....	115
Figure A.1 — Elasticity buffer .....	117
Figure A.2 — Clock skew management states .....	118
Figure G.1 — Example of a synchronous L_Port design .....	130
Figure G.2 — Example of an asynchronous L_Port design .....	130
Figure I.1 — Example Port Bypass Circuit .....	134
Figure J.1 — Public L_Ports and Private NL_Ports on a Loop .....	137
Figure L.1 — FC-AL parallel query server .....	140
Figure P.1 — L_Port initialization flow diagram .....	147
Figure Q.1 — Switch Initialization example 1 .....	148
Figure Q.2 — Switch Initialization example 2 .....	149
Figure Q.3 — Switch Initialization example 3 .....	150